

DIGITAL SIGNAL PROCESSOR

DESCRIPTION The NEC μPD7720 Signal Processing Interface (SPI) is an advanced-architecture microcomputer optimized for signal processing algorithms. Its speed and flexibility allow the SPI to implement signal processing functions efficiently in a wide range of environments and applications.

The NEC SPI is the state of the art in signal processing today, and for the future.

- APPLICATIONS**
- Speech Synthesis and Analysis
 - Digital Filtering
 - Fast Fourier Transforms (FFT)
 - Dual-Tone Multi-Frequency (DTMF) Transmitters/Receivers
 - High Speed Data Modems
 - Equalizers
 - Adaptive Control
 - Sonar/Radar Image Processing
 - Numerical Processing

PERFORMANCE BENCHMARKS

| | |
|--|---------|
| • Second Order Digital Filter (BiQuad) | 2.25 μs |
| • SINE/COS of Angles | 5.25 μs |
| • μ/A LAW to Linear Conversion | 0.50 μs |
| • FFT: 32 Point Complex | 0.7 ms |
| • 64 Point Complex | 1.6 ms |


- FEATURES**
- Fast Instruction Execution – 250 ns/8 MHz clock
 - 16 Bit Data Word
 - Multi-Operation Instructions for Optimizing Program Execution
 - Large Memory Capacities
 - Program ROM 512 x 23 Bits
 - Coefficient ROM 510 x 13 Bits
 - Data RAM 128 x 16 Bits
 - Fast (250 ns) 16 x 16 31-Bit Multiplier
 - Dual Accumulators
 - Four Level Subroutine Stack for Program Efficiency
 - Multiple I/O Capabilities
 - Serial
 - Parallel
 - DMA
 - Compatible with Most Microprocessors, Including:
 - μPD8080
 - μPD8085
 - μPD8086
 - μPD780 (Z80™*)
 - Power Supply +5V
 - NMOS Technology
 - Package – 28 Pin Dip

Rev/1

* Z80 is a trademark of Zilog Corporation.

μPD7720

PIN CONFIGURATION



Fabricated in high-speed NMOS, the μPD7720 SPI is a complete 16-bit microcomputer on a single chip. ROM space is provided for program and coefficient storage, while the on-chip RAM may be used for temporary data, coefficients and results. Computational power is provided by a 16-bit Arithmetic/Logic Unit (ALU) and a separate 16 x 16 bit fully parallel multiplier. This combination allows the implementation of a "sum of products" operation in a single 250 nsec instruction cycle. In addition, each arithmetic instruction provides for a number of data movement operations to further increase throughput. Two serial I/O ports are provided for interfacing to codecs and other serially-oriented devices while a parallel port provides both data and status information to conventional μP for more sophisticated applications. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a stand alone microcomputer.


FUNCTIONAL DESCRIPTION

Memory is divided into three types: Program ROM, Data ROM, and Data RAM. The 512 x 23 bit words of Program ROM are addressed by a 9-bit Program Counter which can be modified by an external reset, interrupt, call, jump, or return instruction. The Data ROM is organized in 512 x 13 bit words and is also addressed through a 9-bit ROM pointer (RP Reg.) which may be modified as part of an arithmetic instruction so that the next value is available for the next instruction. The Data ROM is ideal for storing the necessary coefficients, conversion tables and other constants for all your processing needs.

MEMORY

The Data RAM is 128 x 16 bit words and is addressed through a 7-bit Data Pointer (DP Reg.). The DP has extensive addressing features that operate simultaneously with arithmetic instructions so that no added time is taken for addressing or address modification.

BLOCK DIAGRAM



PIN IDENTIFICATION

| PIN | NAME | I/O | FUNCTION |
|------|---------------------------------|--------------|---|
| 1 | NC | I | No Connection. |
| 2 | $\overline{\text{DACK}}$ | I | DMA Request Acknowledge. Indicates to the μ PD7720 that the Data Bus is ready for a DMA transfer. ($\overline{\text{DACK}} = \overline{\text{CS}} \cdot \text{A}_0 = 0$) |
| 3 | DRQ | O | DMA Request signals that the μ PD7720 is requesting a data transfer on the Data Bus. |
| 4,5 | P ₀ , P ₁ | O | P ₀ , P ₁ are general purpose output control lines. |
| 6-13 | D ₀ -D ₇ | I/O Tristate | Port for data transfer between the Data Register or Status Register and Data Bus. |
| 14 | GND | | |
| 15 | CLK | I | Single phase Master Clock input. |
| 16 | RST | I | Reset initializes the μ PD7720 internal logic and sets the PC to 0. |
| 17 | INT | I | Interrupt. A low to high transition on this pin will (if interrupts are enabled by the program) execute a call instruction to location 100H. |
| 18 | SCK | I | Serial Data Input/Output Clock. |
| 19 | $\overline{\text{SIEN}}$ | I | Serial Input Enable. This line enables the shift clock to the Serial Input Register. |
| 20 | $\overline{\text{SOEN}}$ | I | Serial Output Enable. This pin enables the shift clock to the Serial Output Register. |
| 21 | SI | I | Serial Data Input. This pin inputs 8 or 16 bit serial data words from an external device such as an A/D converter. |
| 22 | SO | O | Serial Data Output. This pin outputs 8 or 16 bit data words to an external device such as an D/A converter. |
| 23 | SORQ | O | Serial Data Output Request. Specifies to an external device that the Serial Data Register has been loaded and is ready for output. SORQ is reset when the entire 8 or 16 bit word has been transferred. |
| 24 | $\overline{\text{WR}}$ | I | Write Control Signal writes the contents of data bus into the Data Register. |
| 25 | $\overline{\text{RD}}$ | I | Read Control Signal. Enables an output to the Data Port from the Data or Status Register. |
| 26 | $\overline{\text{CS}}$ | I | Chip Select. Enables data transfer with Data or Status Port with $\overline{\text{RD}}$ or $\overline{\text{WR}}$. |
| 27 | A ₀ | I | Selects Data Register for Read/Write (low) or Status Register for read (high). |
| 28 | V _{CC} | | +5V Power |

General

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and moving data between internal registers in a single instruction cycle.

ALU

The ALU is a 16-bit 2's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

Accumulators (ACCA/ACCB)

Associated with the ALU are a pair of 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). In addition to Zero Result, Sign Carry, and Overflow Flags, the SPI incorporates auxiliary Overflow and Sign Flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign up to as many as 3 successive additions or subtractions.

| | | | | | | |
|--------|-----|-----|----|----|------|------|
| FLAG A | SA1 | SA0 | CA | ZA | OVA1 | OVA0 |
| FLAG B | SB1 | SB0 | CB | ZB | OVB1 | OVB0 |

ACC A/B FLAG REGISTERS

Sign Register (SGN)

When OVA1 (or OVB1) is set, the SA1 (or SB1) bit will hold the corrected sign of the overflow. The SGN Register will use SA1 (SB1) to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated value.

Multiplier

Thirty-one bit results are developed by a 16 x 16-bit 2's complement multiplier in 250 ns. The result is automatically latched in 2 16-bit registers M&N (LSB in N is zero) at the end of each instruction cycle. The ability to have a new product available, and to be able to use it in each instruction cycle, provides significant advantages in maximizing processing speed for real time signal processing.

Stack


The SPI contains a 4-level program stack for efficient program usage and interrupt handling.

Interrupt

A single level interrupt is supported by the SPI. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The EI bit of the status register is automatically reset to 0 thus disabling the interrupt facilities until reenabled under program control.


INPUT/OUTPUT General

The NEC SPI has 3 communication ports: 2 serial and one 8-bit parallel, each with their own control lines for interface handshaking. The parallel port also includes DMA control lines (DRQ and DACK) for high speed data transfer and reduced processor overhead. A general purpose 2 bit output (see Figure 1) port rounds out a full complement of interface capability.



Serial I/O

Two shift registers (SI, SO) that are software-configurable to 8 or 16 bits and are externally clocked (SCK) provide simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs.



- ① Data clocked out on falling edge of SCK, and valid on rising of SCK.
- ② Data clocked in on rising edge of SCK.
- ③ Broken line denotes consecutive sending of next data.

PARALLEL I/O


The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status. Data transfer is handled through a 16-bit Data Register (DR) that is software-configurable for double or single byte data transfers. The port is ideally suited for operating with 8080, 8085 and 8086 processor buses and may be used with other processors and computer systems.

PARALLEL R/W OPERATION

| \overline{CS} | A ₀ | \overline{WR} | \overline{RD} | OPERATION |
|-----------------|----------------|-----------------|-----------------|---|
| 1 X | X X | X 1 | X 1 | No effect on internal operation. D ₀ -D ₇ are at high impedance levels. |
| 0 | 0 | 0 | 1 | |
| 0 | 0 | 1 | 0 | Data from D ₀ -D ₇ is latched to DR ① |
| 0 | 1 | 0 | 1 | Illegal |
| 0 | 1 | 1 | 0 | Eight MSBs of SR are output to D ₀ -D ₇ |
| 0 | X | 0 | 0 | Illegal |

- ① Eight MSBs or 8 LSBs of data register (DR) are used depending on DR status bit (DRS).
The condition of $\overline{DACK} = 0$ is equivalent to $A_0 = \overline{CS} = 0$.

Status Register (SR)



The status register is a 16-bit register in which the 8 most significant bits may be read by the system's MPU for the latest I/O and processing status.

- RQM – (Request for Master): A read or write from DR to IDB sets RQM = 1. An Ext read (write) resets RQM = 0.
- USF1 – (User Flag 1): } General purpose flags which may be read by an external processor for user defined signalling
- USF0 – (User Flag 0): }
- DRS – (DR Status): For 16 bit DR transfers (DRC = 0) DRS = 1 after first 8 bits have been transferred, DRS = 0 after all 16 bits
- DMA – (DMA Enable): DMA = 0 (Non DMA transfer mode)
DMA = 1 (DMA transfer mode)
- DRC – (DR Control): DRC = 0 (16 bit mode), DRC = 1 (8 bit mode)
- SOC – (SO Control): SOC = 0 (16 bit mode), SOC = 1 (8 bit mode)
- SIC – (SI Control): SIC = 0 (16 bit mode), SIC = 1 (8 bit mode)
- EI – (Enable Interrupt): EI = 0 (interrupts disabled), EI = 1 (interrupts enabled)
- P0/P1 (Ports 0 and 1): P0 and P1 directly control the state of output pins P0 and P1

INSTRUCTIONS The SPI has 3 types of instructions all of which are one word, 23 bits long and execute in 250 ns.

A) Arithmetic/Move-Return (OP = 00/RT = 01)

| | | | | | | | | |
|----|-------|------------------------|-----|-------|---------|-------|---------|---------|
| | 22 21 | 20 19 18 17 16 15 | 14 | 13 12 | 11 10 9 | 8 | 7 6 5 4 | 3 2 1 0 |
| OP | 0 0 | P-SELECT | ALU | ASL | DPL | DPH-M | HPDCR | SRC DST |
| RT | 0 1 | Same as OP instruction | | | | | | |

There are two instructions of this type, both of which are capable of executing all ALU functions listed in Table 2 on the value specified by the ALU input, i.e., P Select Field (see Table 1).

Table 1. OP, RT

| Mnemonic | P Select Field | | ALU Input |
|----------|----------------|-----|--------------------|
| | D20 | D19 | |
| RAM | 0 | 0 | RAM |
| IDB | 0 | 1 | *Internal Data Bus |
| M | 1 | 0 | M Register |
| N | 1 | 1 | N Register |

*Any value on the on-chip data bus. Value may be selected from any of registers listed in Table 7 source register selections.

Table 2. OP, RT

| Mnemonic | ALU Field | | | | ALU Function | Flag A Flag B | Flags Affected | | | | | |
|----------|-----------|-----|-----|-----|---------------------------------|------------------|----------------|-----|----|----|------|------|
| | D18 | D17 | D16 | D15 | | | SA1 | SA0 | CA | ZA | OVA1 | OVA0 |
| | | | | | | | SB1 | SB0 | CB | ZB | OVB1 | OVB0 |
| NOP | 0 | 0 | 0 | 0 | No Operation | | — | — | — | — | — | — |
| OR | 0 | 0 | 0 | 1 | OR | | X | ‡ | 0 | ‡ | 0 | 0 |
| AND | 0 | 0 | 1 | 0 | AND | | X | ‡ | 0 | ‡ | 0 | 0 |
| XOR | 0 | 0 | 1 | 1 | Exclusive OR | | X | ‡ | 0 | ‡ | 0 | 0 |
| SUB | 0 | 1 | 0 | 0 | Subtract | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| ADD | 0 | 1 | 0 | 1 | ADD | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| SBB | 0 | 1 | 1 | 0 | Subtract with Borrow | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| ADC | 0 | 1 | 1 | 1 | Add with Carry | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| DEC | 1 | 0 | 0 | 0 | Decrement ACC | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| INC | 1 | 0 | 0 | 1 | Increment ACC | | ‡ | ‡ | ‡ | ‡ | ‡ | ‡ |
| CMP | 1 | 0 | 1 | 0 | Complement ACC (1's Complement) | | X | ‡ | 0 | ‡ | 0 | 0 |
| SHR1 | 1 | 0 | 1 | 1 | 1-bit R-Shift | | X | ‡ | ‡ | ‡ | 0 | 0 |
| SHL1 | 1 | 1 | 0 | 0 | 1-bit L-Shift | | X | ‡ | ‡ | ‡ | 0 | 0 |
| SHL2 | 1 | 1 | 0 | 1 | 2-bit L-Shift | | X | ‡ | 0 | ‡ | 0 | 0 |
| SHL4 | 1 | 1 | 1 | 0 | 4-bit L-Shift | | X | ‡ | 0 | ‡ | 0 | 0 |
| XCHG | 1 | 1 | 1 | 1 | 8-bit Exchange | | X | ‡ | 0 | ‡ | 0 | 0 |

‡ May be affected, depending on the results
 — Previous status can be held
 0 Reset
 X Indefinite

Table 3. OP, RT

| Mnemonic | ASL Field | ACC Selection |
|----------|-----------|---------------|
| | D14 | |
| ACCA | 0 | ACC A |
| ACCB | 1 | ACC B |

Table 4. OP, RT

| Mnemonic | DPL Field | | DP3-DP0 |
|----------|-----------|-----|---------------|
| | D13 | D12 | |
| DPNOP | 0 | 0 | No Operation |
| DPINC | 0 | 1 | Increment DPL |
| DPDEC | 1 | 0 | Decrement DPL |
| DPCLR | 1 | 1 | Clear DPL |

Table 5. OP, RT

| Mnemonic | DP _{H-M} Field | | | Exclusive OR |
|----------|-------------------------|-----|----|--|
| | D11 | D10 | D9 | |
| M0 | 0 | 0 | 0 | (DP ₆ DP ₅ DP ₄) ∨ (0 0 0) |
| M1 | 0 | 0 | 1 | DP ₆ DP ₅ DP ₄ ∨ (0 0 1) |
| M2 | 0 | 1 | 0 | DP ₆ DP ₅ DP ₄ ∨ (0 1 0) |
| M3 | 0 | 1 | 1 | DP ₆ DP ₅ DP ₄ ∨ (0 1 1) |
| M4 | 1 | 0 | 0 | DP ₆ DP ₅ DP ₄ ∨ (1 0 0) |
| M5 | 1 | 0 | 1 | DP ₆ DP ₅ DP ₄ ∨ (1 0 1) |
| M6 | 1 | 1 | 0 | DP ₆ DP ₅ DP ₄ ∨ (1 1 0) |
| M7 | 1 | 1 | 1 | DP ₆ DP ₅ DP ₄ ∨ (1 1 1) |

Table 6. OP,RT

| Mnemonic | RPDCR | Operation |
|----------|----------------|--------------|
| | D ₈ | |
| RPNOP | 0 | No Operation |
| RPDEC | 1 | Decrement RP |

Besides the arithmetic functions these instructions can also modify (1) the RAM Data Pointer DP, (2) the Data ROM Pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register (the possible source and destination registers are listed in Tables 7 and 8 respectively). The difference in the two instructions of this type is that one executes a subroutine or interrupt return at the end of the instruction cycle while the other does not.

Table 7. OP, RT

| Mnemonic | SRC Field | | | | Specified Register |
|----------|----------------|----------------|----------------|----------------|-----------------------|
| | D ₇ | D ₆ | D ₅ | D ₄ | |
| NON | 0 | 0 | 0 | 0 | NO Register |
| A | 0 | 0 | 0 | 1 | ACC A (Accumulator A) |
| B | 0 | 0 | 1 | 0 | ACC B (Accumulator B) |
| TR | 0 | 0 | 1 | 1 | TR Temporary Register |
| DP | 0 | 1 | 0 | 0 | DP Data Pointer |
| RP | 0 | 1 | 0 | 1 | RP ROM Pointer |
| RO | 0 | 1 | 1 | 0 | RO ROM Output Data |
| SGN | 0 | 1 | 1 | 1 | SGN Sign Register |
| DR | 1 | 0 | 0 | 0 | DR Data Register |
| DRNF | 1 | 0 | 0 | 1 | DR Data No Flag ① |
| SR | 1 | 0 | 1 | 0 | SR Status |
| SIM | 1 | 0 | 1 | 1 | SI Serial in MSB ② |
| SIL | 1 | 1 | 0 | 0 | SI Serial in LSB ③ |
| K | 1 | 1 | 0 | 1 | K Register |
| L | 1 | 1 | 1 | 0 | L Register |
| MEM | 1 | 1 | 1 | 1 | RAM |

① DR to IDB ROM not set. IN DMA DRQ not set.

② First bit in goes to MSB, last bit to LSB.

③ First bit in goes to LSB, last bit to MSB (bit reversed).

Table 7 – List of Registers Specified by the Source Field (SRC)

Table 8. OP, RT, LD

| Mnemonic | DST Field | | | | Specified Register |
|----------|----------------|----------------|----------------|----------------|-----------------------|
| | D ₃ | D ₂ | D ₁ | D ₀ | |
| @NON | 0 | 0 | 0 | 0 | NO Register |
| @A | 0 | 0 | 0 | 1 | ACC A (Accumulator A) |
| @B | 0 | 0 | 1 | 0 | ACC B (Accumulator B) |
| @TR | 0 | 0 | 1 | 1 | TR Temporary Register |
| @DP | 0 | 1 | 0 | 0 | DP Data Pointer |
| @RP | 0 | 1 | 0 | 1 | RP ROM Pointer |
| @DR | 0 | 1 | 1 | 0 | DR Data Register |
| @SR | 0 | 1 | 1 | 1 | SR Status Register |
| @SOL | 1 | 0 | 0 | 0 | SO Serial Out LSB ① |
| @SOM | 1 | 0 | 0 | 1 | SO Serial Out MSB ② |
| @K | 1 | 0 | 1 | 0 | K (Mult) |
| @KLR | 1 | 0 | 1 | 1 | IDB → K ROM → L ③ |
| @KLM | 1 | 1 | 0 | 0 | Hi RAM → K IDB → L ④ |
| @L | 1 | 1 | 0 | 1 | L (Mult) |
| @NON | 1 | 1 | 1 | 0 | NO Register |
| @MEM | 1 | 1 | 1 | 1 | RAM |

- ① LSB is first bit out.
- ② MSB is first bit out.
- ③ Internal data bus to K and ROM to L register.
- ④ Contents of RAM address specified by DP₆ = 1 (i.e., 1, DP₅, DP₄, DP₀) is placed in K register. IDB is placed in L.

Table 8 — List of Registers Specified by the Destination Field (DST)

B) Jump/Call/Branch

| | | | | | | | | | | | | | | | | | | | | | | |
|----|------|----|-----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 10 | BRCH | | CND | | | | NA | | | | | | / | | | | | | | | | |

JP Instruction Field Specifications

Three types of execution address modification instructions are accommodated by the processor and are listed in Table 9. All of the instructions, if unconditional or the specified condition is true, take their next program execution address from the Next Address field (NA), otherwise PC = PC + 1.

Table 9. Branch Field Selections (BRCH)

| 20 | 19 | 18 | Instruction |
|----|----|----|--------------------|
| 1 | 0 | 0 | Unconditional jump |
| 1 | 0 | 1 | Subroutine call |
| 0 | 1 | 0 | Conditional jump |

For the conditional jump instruction, the condition field specifies the jump condition. Table 10 lists all the instruction mnemonics of the J/C/B OP codes.

The SPI offers all the execution modification instructions necessary for efficient data, I/O and arithmetic control.

Table 10. Condition Field Specifications


| Mnemonic | BRCH/CND Fields | | | | | | | | | Conditions |
|----------|-----------------|-----|-----|-----|-----|-----|-----|-----|---|---------------------------|
| | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | | |
| JMP | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Unconditional |
| CALL | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Unconditional |
| JNCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CA = 0 |
| JCA | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | CA = 1 |
| JNCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | CB = 0 |
| JCB | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | CB = 1 |
| JNZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | ZA = 0 |
| JZA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | ZA = 1 |
| JNZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | ZB = 0 |
| JZB | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | ZB = 1 |
| JNOVA0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | OVA0 = 0 |
| JOVA0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | OVA0 = 1 |
| JNOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | OVB0 = 0 |
| JOVB0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | OVB0 = 1 |
| JNOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | OVA1 = 0 |
| JOVA1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | OVA1 = 1 |
| JNOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | OVB1 = 0 |
| JOVB1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | OVB1 = 1 |
| JNSA0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | SA0 = 0 |
| JSA0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | SA0 = 1 |
| JNSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | SB0 = 0 |
| JSB0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | SB0 = 1 |
| JNSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | SA1 = 0 |
| JSA1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | SA1 = 1 |
| JNSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | SB1 = 0 |
| JSB1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | SB1 = 1 |
| JDPL0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | DP _L = 0 |
| JDPLF | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | DP _L = F (HEX) |
| JNSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | SI ACK = 0 |
| JSIAK | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | SI ACK = 1 |
| JNSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SO ACK = 0 |
| JSOAK | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | SO ACK = 1 |
| JNRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | RQM = 0 |
| JRQM | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | RQM = 1 |

*BRCH or CND values not in this table are prohibited.

μPD7720


C) Load Data (LD)

22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0



The Load Data instruction will take the 16-bit value contained in the Immediate Data field (ID) and place it in the location specified by the Destination field (DST) (see Table 8).

Load Data Field Specifications



INSTRUCTION EXECUTION TIMING

| | | |
|----------------------------------|---------------------------------|----------------------|
| ABSOLUTE MAXIMUM RATINGS* | Voltage (VCC Pin) | -0.5 to +7.0 Volts ① |
| | Voltage, Any Input | -0.5 to +7.0 Volts ① |
| | Voltage, Any Output | -0.5 to +7.0 Volts ① |
| | Operating Temperature | -10°C to +70°C |
| | Storage Temperature | -65°C to +150°C |

Note: ① With respect to GND.

COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

DC CHARACTERISTICS

T_a = -10 ~ +70°C, VCC = +5V ± 5%

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITION |
|----------------------|------------------|------|-----|----------|------|---------------------------|
| Input Low Voltage | V _{IL} | -0.5 | | 0.8 | V | |
| Input High Voltage | V _{IH} | 2.0 | | VCC +0.5 | V | |
| CLK Low Voltage | V _{φL} | -0.5 | | 0.45 | V | |
| CLK High Voltage | V _{φH} | 3.5 | | VCC +0.5 | V | |
| Output Low Voltage | V _{OL} | | | 0.45 | V | I _{OL} = 2.0 mA |
| Output High Voltage | V _{OH} | 2.4 | | | V | I _{OH} = -400 μA |
| Input Load Current | I _{LIL} | | | -10 | μA | V _{IN} = 0V |
| Input Load Current | I _{LIH} | | | 10 | μA | V _{IN} = VCC |
| Output Float Leakage | I _{LOL} | | | -10 | μA | V _{OUT} = 0.47V |
| Output Float Leakage | I _{LOH} | | | 10 | μA | V _{OUT} = VCC |
| Power Supply Current | I _{CC} | | 180 | 280 | mA | |

CAPACITANCE

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITION |
|----------------------------|------------------|-----|-----|-----|------|------------------------|
| CLK, SCK Input Capacitance | C _φ | | | 20 | pF | f _c = 1 MHz |
| Input Pin Capacitance | C _{IN} | | | 10 | pF | |
| Output Pin Capacitance | C _{OUT} | | | 20 | pF | |

T_a = -10 ~ +70°C, V_{CC} = +5V ± 5%



AC CHARACTERISTICS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | CONDITION |
|--|--------|-----|-----|--------------|------|-------------------------|
| CLK Cycle Time | φCY | 123 | | 2000 | ns | |
| CLK Pulse Width | φD | 60 | | | ns | |
| CLK Rise Time | φR | | | 10 | ns | ① |
| CLK Fall Time | φF | | | 10 | ns | ① |
| Address Setup Time for \overline{RD} | tAR | 0 | | | ns | |
| Address Hold Time for \overline{RD} | tRA | 0 | | | ns | |
| RD Pulse Width | tRR | 250 | | | ns | |
| Data Delay from \overline{RD} | tRD | | | 150 | ns | C _L = 100 pF |
| Read to Data Floating | tDF | 10 | | 100 | ns | C _L = 100 pF |
| Address Setup Time for \overline{WR} | tAW | 0 | | | ns | |
| Address Hold Time for \overline{WR} | tWA | 0 | | | ns | |
| \overline{WR} Pulse Width | tWW | 250 | | | ns | |
| Data Setup Time for \overline{WR} | tDW | 150 | | | ns | |
| Data Hold Time for \overline{WR} | tWD | 0 | | | ns | |
| DRQ Delay | tAM | | | 150 | ns | C _L = 100 pF |
| SCK Cycle Time | tSCY | 480 | | DC | ns | |
| SCK Pulse Width | tSCK | 230 | | | ns | |
| SCK Rise/Fall Time | tRSC | | | 20 | ns | |
| SORQ Delay | tDRQ | 30 | | 150 | ns | C _L = 100 pF |
| \overline{SOEN} Setup Time | tSOC | 50 | | | ns | |
| \overline{SOEN} Hold Time | tCSO | 30 | | | ns | |
| SO Delay | tDCK | | | 150 | ns | |
| SO Delay from SORQ | tDZRQ | * | | 300 | ns | |
| SO Delay from SCK | tDZSC | * | | 300 | ns | |
| SO Delay from \overline{SOEN} | tDZE | * | | 180 | ns | |
| \overline{SOEN} to SO Floating | tHZE | * | | 300 | ns | |
| SCK to SO Floating | tHZSC | * | | 200 | ns | |
| SORO to SO Floating | tHZRO | 70 | | 300 | ns | |
| \overline{SIEN} , SI Setup Time | tDC | 50 | | | ns | |
| \overline{SIEN} , SI Hold Time | tCD | 30 | | | ns | |
| P ₀ , P ₁ Delay | tDP | | | φCY + 150 | ns | |
| RST Pulse Width | tRST | 4 | | | φCY | |
| INT Pulse Width | tINT | 8 | | | φCY | |

*To be specified


① Voltage at measuring point of timing 1.0V and 3.0V

TIMING WAVEFORMS




TIMING WAVEFORMS
(CONT.)

WRITE OPERATION




DMA OPERATION




SERIAL INPUT/OUTPUT

**TIMING WAVEFORMS
(CON'T.)**






*VOLTAGE AT THE MEASURING POINT OF t_{rSC} AND t_{fSC} IN SCK TIMING
TIMING ① 3.0V
② 1.0V

PORT OUTPUT




μPD7720





A SIGNAL PROCESSING SYSTEM USING SPI(s) AS A COMPLEX COMPUTER PERIPHERAL



μ PD7720

The information presented in this document is believed to be accurate and reliable. It is subject to change without notice.

©1981 NEC Microcomputers, Inc.
Printed in U.S.A.

7720DS-REV1-1-81-8K

Fabio Montoro